

00532275-032100





FIG. 1 Prior Art

09532275-032100

EXAMPLE OF SHORT LOOP



F I G. 2 A Prior Art

09532275 "032100

BC	U	W				
NOP1	IA	IT	IB	IR	D	
NOP2					D	
NOP3					D	
NOP4						D
NOP5		IA	IT	IB	IR	D
NOP6						D
NOP7						D
NOP8						D

IMPROVEMENT OF
AVERAGE 1 CLOCK
CYCLE

FIG. 3

EXAMPLE OF SHORT LOOP




FIG. 4A




FIG. 4B




FIG. 5




FIG. 6




FIG. 7




FIG. 8

32




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13

30(30-3)




FIG. 14

30(30-4)




FIG. 15

120(120-1)




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20





FIG. 21




FIG. 22




FIG. 23




FIG. 24

NOTED" 5422E56D

120(120-2)

RSW 0	RSW 1	RSW 2	RSW 3
Valid	Valid	Valid	Valid
IAR	IAR	IAR	IAR
CSE-Valid	CSE-Valid	CSE-Valid	CSE-Valid
IID	IID	IID	IID
BRANCH HISTORY INFORMATION	BRANCH HISTORY INFORMATION	BRANCH HISTORY INFORMATION	BRANCH HISTORY INFORMATION

FIG. 25




FIG. 26

NOTED" 5/22/96




FIG. 27




FIG. 29

Figure 1 is a block diagram of a BRIS (Branch Instruction) unit. The diagram illustrates the flow of data and control signals through various components:

- Input and Control:** The unit receives an **IF_EAG** signal and a control signal **269**. A feedback loop **266** connects the output of the comparators back to the input of the BRIS-RAM.
- BRIS-RAM (Branch Instruction Register):** This block contains two entries, **BRIS-RAM#0** and **BRIS-RAM#1**, each with **ADRS** (Address) and **TIAP** (Target Instruction Address Pointer) fields.
- Comparators:** A series of comparators (**265-1** to **265-7**) compare the **IAR** (Instruction Address Register) and **TIAR** (Target Instruction Address Register) against the **ADRS** and **TIAP** values from the BRIS-RAM. Each comparator outputs a **Hit** signal.
- Logic Block (268):** This block combines the **Hit** signals from the comparators to produce the **BRIS_TIAR** signal.
- Other Components:** The diagram also shows a **#RSBRx** block with **IAR**, **TIAR**, **TARGET_VALID**, and **TAKEN** signals, and a **120** block with **RSW0** to **RSW3** signals.

FIG. 30